Docket No.: 1248-0709PUS1

REMARKS/ARGUMENTS

STATUS OF CLAIMS

In response to the Office Action dated February 21, 2008, claims 1, 3, 7 and 9 have been

amended. Claims 1-7 and 9 are now pending in this application. No new matter has been added.

OBJECTION TO CLAIMS

Claims 1-7 have been objected to as the Examiner maintains that independent claims 1, 3

and 7 have informalities.

By this response, independent claims 1, 3 and 7 have been amended substantially as

suggested by the Examiner in the Office Action. However, language has been added to provide

necessary antecedent support regarding "each [circuit] block", to reflect that "transistors" is

plural and to delineate that the delay time of each circuit block is increased or decreased. Since

there are plural transistors, the claims also reflect that threshold voltages change in accordance

with values of the adjustment voltages selected. In view of the amendments to independent

claims 1, 3 and 7, withdrawal of the objection to claims 1-7 is respectfully solicited.

REJECTION OF CLAIMS UNDER 35 U.S.C. § 112, SECOND PARAGRAPH

I. Claim 9 has been rejected under 35 U.S.C. § 112, second paragraph, as being indefinite.

The Examiner maintains that it is not possible for a computer-readable storage medium to

include all the sections recited in the claim and also perform the functions of all these section.

By this response, independent claim 9 has been amended to recite:

of:

A computer program product comprising a computer readable storage medium, having encoded thereon computer readable program instructions executable by computer that cause the computer to adjust signal timing for a plurality of circuit blocks of an integrated circuit by directing performing the steps

Docket No.: 1248-0709PUS1

measuring a delay time between an input of data to each circuit block and an output of the data from said each circuit block;

determining an average value of the delay time of all of the plurality of circuit blocks;

generating a plurality of adjustment voltages for increasing or decreasing the delay time of each circuit block by changing threshold voltages of transistors;

setting a delay-time adjustment amount so that a difference between the delay time of each circuit block and the average value becomes smaller; and

selecting, from the plurality of adjustment voltages, an adjustment voltage that is in accordance with the delay-time adjustment amount.

It is believed that amended independent claim 9 recites the subject matter of the invention with the degree of precision and particularity required by the statute. Therefore, it is respectfully urged that the rejection be withdrawn.

II. As the objections to claims 1-7 have been addressed and claims 1-7 and 9 are not otherwise rejected under 35 U.S.C. § 102 or § 103, it is believed that claims 1-7 and 9, as amended, are allowable.

CONCLUSION

In view of the above amendment, applicant believes the pending application is in condition for allowance.

Should there be any outstanding matters that need to be resolved in the present application, the Examiner is respectfully requested to contact Edward J. Wise (Reg. No. 34,523)

Application No. 10/809,374 Reply to Office Action of February 21, 2008 Docket No.: 1248-0709PUS1

at the telephone number of the undersigned below, to conduct an interview in an effort to expedite prosecution in connection with the present application.

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies to charge payment or credit any overpayment to Deposit Account No. 02-2448 for any additional fees required under 37.C.F.R. §§1.16 or 1.14; particularly, extension of time fees.

Date: May 14, 2008

Respectfully submitted,

Charles Gorenstein

Registration No.: 29,271

BIRCH, STEWART, KOLASCH & BIRCH, LLP

8110 Gatehouse Road

Suite 100 East

P.O. Box 747

Falls Church, Virginia 22040-0747

Attorney for Applicants